The Model-II
Real-Time Bit Error Rate Tester (R/T BERD)
HoustonMicro Computer Company, LLC. 16821 Buccaneer Ln. Suite 106. Houston, Tx. 77058
What makes the Real-Time BERD Different from the rest?
Based on our user-defined FPGA Instruments, the HoustonMIcro Real-Time (R/T) BERD is a Closed-Loop Bit Error Rate Tester. It can use data and clocks from your system under test - directly and in real-time, as opposed to PRBS, repeating, or pre-defined "canned" patterns. The difference?... Traditional BERT's place the system in a test mode where PRBS or other pre-defined patterns are generated for the test. Pre-defined patterns can generate misleading Bit Error Rate (BER) results since the test is performed under unrealistic data conditions. However, by using your system real data instead, in a closed-loop configuration, the system can be characterized under actual data conditions, providing a higher fidelity test and a more true Bit Error Rate - so that the results reflect how your system will perform in the true environment and identify problems that can otherwise go un-detected.
Because the R/T BERD is independent to data pattern, any data pattern can be used (in addition to PRBS or PN codes). Thus, you can test under both PRBS/PN code conditions, and then perform a real-time test for a true characterization of how your system will perform - all in one unit. The R/T BERD comes from decades of testing in the NASA spacecraft industry, where failure is not an option, and a "test as you fly" philosophy is used to detect problems before they happen. For more information, please contact us at the link below...
- Closed-Loop "Any Data" Bit Error Rate Tester
- Not Limited to Repeating Patterns
- Real-Time Data (or PRBS/PN Codes)
- TTL, PECL, RS422, or LVDS Inputs
(user specified)
- 50 MHz and 150 MHz Units Available
- Ideal for Space Systems or Telemetry Testing
- Customizable to Customer Specification
...................................................................................................................................................................................................................................................